README.md
setup.py
armulator/__init__.py
armulator.egg-info/PKG-INFO
armulator.egg-info/SOURCES.txt
armulator.egg-info/dependency_links.txt
armulator.egg-info/requires.txt
armulator.egg-info/top_level.txt
armulator/armv6/__init__.py
armulator/armv6/address_descriptor.py
armulator/armv6/arm_configurations.json
armulator/armv6/arm_exceptions.py
armulator/armv6/arm_v6.py
armulator/armv6/bits_ops.py
armulator/armv6/configurations.py
armulator/armv6/enums.py
armulator/armv6/full_address.py
armulator/armv6/memory_attributes.py
armulator/armv6/memory_controller_hub.py
armulator/armv6/memory_types.py
armulator/armv6/permissions.py
armulator/armv6/registers.py
armulator/armv6/shift.py
armulator/armv6/tlb_record.py
armulator/armv6/all_registers/__init__.py
armulator/armv6/all_registers/abstract_register.py
armulator/armv6/all_registers/cpacr.py
armulator/armv6/all_registers/cpsr.py
armulator/armv6/all_registers/dacr.py
armulator/armv6/all_registers/dbgdidr.py
armulator/armv6/all_registers/dfsr.py
armulator/armv6/all_registers/fcseidr.py
armulator/armv6/all_registers/fpexc.py
armulator/armv6/all_registers/hcptr.py
armulator/armv6/all_registers/hcr.py
armulator/armv6/all_registers/hdcr.py
armulator/armv6/all_registers/hpfar.py
armulator/armv6/all_registers/hsctlr.py
armulator/armv6/all_registers/hsr.py
armulator/armv6/all_registers/hstr.py
armulator/armv6/all_registers/htcr.py
armulator/armv6/all_registers/id_pfr1.py
armulator/armv6/all_registers/jmcr.py
armulator/armv6/all_registers/midr.py
armulator/armv6/all_registers/mpuir.py
armulator/armv6/all_registers/nmrr.py
armulator/armv6/all_registers/nsacr.py
armulator/armv6/all_registers/pmcr.py
armulator/armv6/all_registers/prrr.py
armulator/armv6/all_registers/racr.py
armulator/armv6/all_registers/rgnr.py
armulator/armv6/all_registers/rsr.py
armulator/armv6/all_registers/scr.py
armulator/armv6/all_registers/sctlr.py
armulator/armv6/all_registers/sder.py
armulator/armv6/all_registers/sunavcr.py
armulator/armv6/all_registers/teecr.py
armulator/armv6/all_registers/ttbcr.py
armulator/armv6/all_registers/vbar.py
armulator/armv6/all_registers/vtcr.py
armulator/armv6/opcodes/__init__.py
armulator/armv6/opcodes/abstract_opcode.py
armulator/armv6/opcodes/opcode.py
armulator/armv6/opcodes/abstract_opcodes/__init__.py
armulator/armv6/opcodes/abstract_opcodes/adc_immediate.py
armulator/armv6/opcodes/abstract_opcodes/adc_register.py
armulator/armv6/opcodes/abstract_opcodes/adc_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/add_immediate_arm.py
armulator/armv6/opcodes/abstract_opcodes/add_immediate_thumb.py
armulator/armv6/opcodes/abstract_opcodes/add_register_arm.py
armulator/armv6/opcodes/abstract_opcodes/add_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/add_register_thumb.py
armulator/armv6/opcodes/abstract_opcodes/add_sp_plus_immediate.py
armulator/armv6/opcodes/abstract_opcodes/add_sp_plus_register_arm.py
armulator/armv6/opcodes/abstract_opcodes/add_sp_plus_register_thumb.py
armulator/armv6/opcodes/abstract_opcodes/adr.py
armulator/armv6/opcodes/abstract_opcodes/and_immediate.py
armulator/armv6/opcodes/abstract_opcodes/and_register.py
armulator/armv6/opcodes/abstract_opcodes/and_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/asr_immediate.py
armulator/armv6/opcodes/abstract_opcodes/asr_register.py
armulator/armv6/opcodes/abstract_opcodes/b.py
armulator/armv6/opcodes/abstract_opcodes/bfc.py
armulator/armv6/opcodes/abstract_opcodes/bfi.py
armulator/armv6/opcodes/abstract_opcodes/bic_immediate.py
armulator/armv6/opcodes/abstract_opcodes/bic_register.py
armulator/armv6/opcodes/abstract_opcodes/bic_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/bkpt.py
armulator/armv6/opcodes/abstract_opcodes/bl_immediate.py
armulator/armv6/opcodes/abstract_opcodes/blx_register.py
armulator/armv6/opcodes/abstract_opcodes/bx.py
armulator/armv6/opcodes/abstract_opcodes/bxj.py
armulator/armv6/opcodes/abstract_opcodes/cbz.py
armulator/armv6/opcodes/abstract_opcodes/cdp.py
armulator/armv6/opcodes/abstract_opcodes/clrex.py
armulator/armv6/opcodes/abstract_opcodes/clz.py
armulator/armv6/opcodes/abstract_opcodes/cmn_immediate.py
armulator/armv6/opcodes/abstract_opcodes/cmn_register.py
armulator/armv6/opcodes/abstract_opcodes/cmn_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/cmp_immediate.py
armulator/armv6/opcodes/abstract_opcodes/cmp_register.py
armulator/armv6/opcodes/abstract_opcodes/cmp_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/cps_arm.py
armulator/armv6/opcodes/abstract_opcodes/cps_thumb.py
armulator/armv6/opcodes/abstract_opcodes/dsb.py
armulator/armv6/opcodes/abstract_opcodes/enterx.py
armulator/armv6/opcodes/abstract_opcodes/eor_immediate.py
armulator/armv6/opcodes/abstract_opcodes/eor_register.py
armulator/armv6/opcodes/abstract_opcodes/eor_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/eret.py
armulator/armv6/opcodes/abstract_opcodes/isb.py
armulator/armv6/opcodes/abstract_opcodes/it.py
armulator/armv6/opcodes/abstract_opcodes/ldc_immediate.py
armulator/armv6/opcodes/abstract_opcodes/ldc_literal.py
armulator/armv6/opcodes/abstract_opcodes/ldm_arm.py
armulator/armv6/opcodes/abstract_opcodes/ldm_exception_return.py
armulator/armv6/opcodes/abstract_opcodes/ldm_thumb.py
armulator/armv6/opcodes/abstract_opcodes/ldm_user_registers.py
armulator/armv6/opcodes/abstract_opcodes/ldmda.py
armulator/armv6/opcodes/abstract_opcodes/ldmdb.py
armulator/armv6/opcodes/abstract_opcodes/ldmib.py
armulator/armv6/opcodes/abstract_opcodes/ldr_immediate_arm.py
armulator/armv6/opcodes/abstract_opcodes/ldr_immediate_thumb.py
armulator/armv6/opcodes/abstract_opcodes/ldr_literal.py
armulator/armv6/opcodes/abstract_opcodes/ldr_register_arm.py
armulator/armv6/opcodes/abstract_opcodes/ldr_register_thumb.py
armulator/armv6/opcodes/abstract_opcodes/ldrb_immediate_arm.py
armulator/armv6/opcodes/abstract_opcodes/ldrb_immediate_thumb.py
armulator/armv6/opcodes/abstract_opcodes/ldrb_literal.py
armulator/armv6/opcodes/abstract_opcodes/ldrb_register.py
armulator/armv6/opcodes/abstract_opcodes/ldrbt.py
armulator/armv6/opcodes/abstract_opcodes/ldrd_immediate.py
armulator/armv6/opcodes/abstract_opcodes/ldrd_literal.py
armulator/armv6/opcodes/abstract_opcodes/ldrd_register.py
armulator/armv6/opcodes/abstract_opcodes/ldrex.py
armulator/armv6/opcodes/abstract_opcodes/ldrexb.py
armulator/armv6/opcodes/abstract_opcodes/ldrexd.py
armulator/armv6/opcodes/abstract_opcodes/ldrexh.py
armulator/armv6/opcodes/abstract_opcodes/ldrh_immediate_arm.py
armulator/armv6/opcodes/abstract_opcodes/ldrh_immediate_thumb.py
armulator/armv6/opcodes/abstract_opcodes/ldrh_literal.py
armulator/armv6/opcodes/abstract_opcodes/ldrh_register.py
armulator/armv6/opcodes/abstract_opcodes/ldrht.py
armulator/armv6/opcodes/abstract_opcodes/ldrsb_immediate.py
armulator/armv6/opcodes/abstract_opcodes/ldrsb_literal.py
armulator/armv6/opcodes/abstract_opcodes/ldrsb_register.py
armulator/armv6/opcodes/abstract_opcodes/ldrsbt.py
armulator/armv6/opcodes/abstract_opcodes/ldrsh_immediate.py
armulator/armv6/opcodes/abstract_opcodes/ldrsh_literal.py
armulator/armv6/opcodes/abstract_opcodes/ldrsh_register.py
armulator/armv6/opcodes/abstract_opcodes/ldrsht.py
armulator/armv6/opcodes/abstract_opcodes/ldrt.py
armulator/armv6/opcodes/abstract_opcodes/lsl_immediate.py
armulator/armv6/opcodes/abstract_opcodes/lsl_register.py
armulator/armv6/opcodes/abstract_opcodes/lsr_immediate.py
armulator/armv6/opcodes/abstract_opcodes/lsr_register.py
armulator/armv6/opcodes/abstract_opcodes/mcr.py
armulator/armv6/opcodes/abstract_opcodes/mcrr.py
armulator/armv6/opcodes/abstract_opcodes/mla.py
armulator/armv6/opcodes/abstract_opcodes/mls.py
armulator/armv6/opcodes/abstract_opcodes/mov_immediate.py
armulator/armv6/opcodes/abstract_opcodes/mov_register_arm.py
armulator/armv6/opcodes/abstract_opcodes/mov_register_thumb.py
armulator/armv6/opcodes/abstract_opcodes/movt.py
armulator/armv6/opcodes/abstract_opcodes/mrc.py
armulator/armv6/opcodes/abstract_opcodes/mrrc.py
armulator/armv6/opcodes/abstract_opcodes/mrs.py
armulator/armv6/opcodes/abstract_opcodes/mrs_application.py
armulator/armv6/opcodes/abstract_opcodes/msr_immediate_application.py
armulator/armv6/opcodes/abstract_opcodes/msr_immediate_system.py
armulator/armv6/opcodes/abstract_opcodes/msr_register_application.py
armulator/armv6/opcodes/abstract_opcodes/msr_register_system.py
armulator/armv6/opcodes/abstract_opcodes/mul.py
armulator/armv6/opcodes/abstract_opcodes/mvn_immediate.py
armulator/armv6/opcodes/abstract_opcodes/mvn_register.py
armulator/armv6/opcodes/abstract_opcodes/mvn_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/nop.py
armulator/armv6/opcodes/abstract_opcodes/orn_immediate.py
armulator/armv6/opcodes/abstract_opcodes/orn_register.py
armulator/armv6/opcodes/abstract_opcodes/orr_immediate.py
armulator/armv6/opcodes/abstract_opcodes/orr_register.py
armulator/armv6/opcodes/abstract_opcodes/orr_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/pkhbt.py
armulator/armv6/opcodes/abstract_opcodes/pld_immediate.py
armulator/armv6/opcodes/abstract_opcodes/pld_literal.py
armulator/armv6/opcodes/abstract_opcodes/pld_register.py
armulator/armv6/opcodes/abstract_opcodes/pop_arm.py
armulator/armv6/opcodes/abstract_opcodes/pop_thumb.py
armulator/armv6/opcodes/abstract_opcodes/push.py
armulator/armv6/opcodes/abstract_opcodes/qadd.py
armulator/armv6/opcodes/abstract_opcodes/qadd16.py
armulator/armv6/opcodes/abstract_opcodes/qadd8.py
armulator/armv6/opcodes/abstract_opcodes/qasx.py
armulator/armv6/opcodes/abstract_opcodes/qdadd.py
armulator/armv6/opcodes/abstract_opcodes/qdsub.py
armulator/armv6/opcodes/abstract_opcodes/qsax.py
armulator/armv6/opcodes/abstract_opcodes/qsub.py
armulator/armv6/opcodes/abstract_opcodes/qsub16.py
armulator/armv6/opcodes/abstract_opcodes/qsub8.py
armulator/armv6/opcodes/abstract_opcodes/rbit.py
armulator/armv6/opcodes/abstract_opcodes/rev.py
armulator/armv6/opcodes/abstract_opcodes/rev16.py
armulator/armv6/opcodes/abstract_opcodes/revsh.py
armulator/armv6/opcodes/abstract_opcodes/rfe.py
armulator/armv6/opcodes/abstract_opcodes/ror_immediate.py
armulator/armv6/opcodes/abstract_opcodes/ror_register.py
armulator/armv6/opcodes/abstract_opcodes/rrx.py
armulator/armv6/opcodes/abstract_opcodes/rsb_immediate.py
armulator/armv6/opcodes/abstract_opcodes/rsb_register.py
armulator/armv6/opcodes/abstract_opcodes/rsb_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/rsc_immediate.py
armulator/armv6/opcodes/abstract_opcodes/rsc_register.py
armulator/armv6/opcodes/abstract_opcodes/rsc_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/sadd16.py
armulator/armv6/opcodes/abstract_opcodes/sadd8.py
armulator/armv6/opcodes/abstract_opcodes/sasx.py
armulator/armv6/opcodes/abstract_opcodes/sbc_immediate.py
armulator/armv6/opcodes/abstract_opcodes/sbc_register.py
armulator/armv6/opcodes/abstract_opcodes/sbc_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/sbfx.py
armulator/armv6/opcodes/abstract_opcodes/sdiv.py
armulator/armv6/opcodes/abstract_opcodes/sel.py
armulator/armv6/opcodes/abstract_opcodes/setend.py
armulator/armv6/opcodes/abstract_opcodes/sev.py
armulator/armv6/opcodes/abstract_opcodes/shadd16.py
armulator/armv6/opcodes/abstract_opcodes/shadd8.py
armulator/armv6/opcodes/abstract_opcodes/shasx.py
armulator/armv6/opcodes/abstract_opcodes/shsax.py
armulator/armv6/opcodes/abstract_opcodes/shsub16.py
armulator/armv6/opcodes/abstract_opcodes/shsub8.py
armulator/armv6/opcodes/abstract_opcodes/smc.py
armulator/armv6/opcodes/abstract_opcodes/smla.py
armulator/armv6/opcodes/abstract_opcodes/smlad.py
armulator/armv6/opcodes/abstract_opcodes/smlal.py
armulator/armv6/opcodes/abstract_opcodes/smlald.py
armulator/armv6/opcodes/abstract_opcodes/smlalxy.py
armulator/armv6/opcodes/abstract_opcodes/smlaw.py
armulator/armv6/opcodes/abstract_opcodes/smlsd.py
armulator/armv6/opcodes/abstract_opcodes/smlsld.py
armulator/armv6/opcodes/abstract_opcodes/smmla.py
armulator/armv6/opcodes/abstract_opcodes/smmls.py
armulator/armv6/opcodes/abstract_opcodes/smmul.py
armulator/armv6/opcodes/abstract_opcodes/smuad.py
armulator/armv6/opcodes/abstract_opcodes/smul.py
armulator/armv6/opcodes/abstract_opcodes/smull.py
armulator/armv6/opcodes/abstract_opcodes/smulw.py
armulator/armv6/opcodes/abstract_opcodes/smusd.py
armulator/armv6/opcodes/abstract_opcodes/srs_arm.py
armulator/armv6/opcodes/abstract_opcodes/srs_thumb.py
armulator/armv6/opcodes/abstract_opcodes/ssat.py
armulator/armv6/opcodes/abstract_opcodes/ssat16.py
armulator/armv6/opcodes/abstract_opcodes/ssax.py
armulator/armv6/opcodes/abstract_opcodes/ssub16.py
armulator/armv6/opcodes/abstract_opcodes/ssub8.py
armulator/armv6/opcodes/abstract_opcodes/stc.py
armulator/armv6/opcodes/abstract_opcodes/stm.py
armulator/armv6/opcodes/abstract_opcodes/stm_user_registers.py
armulator/armv6/opcodes/abstract_opcodes/stmda.py
armulator/armv6/opcodes/abstract_opcodes/stmdb.py
armulator/armv6/opcodes/abstract_opcodes/stmib.py
armulator/armv6/opcodes/abstract_opcodes/str_immediate_arm.py
armulator/armv6/opcodes/abstract_opcodes/str_immediate_thumb.py
armulator/armv6/opcodes/abstract_opcodes/str_register.py
armulator/armv6/opcodes/abstract_opcodes/strb_immediate_arm.py
armulator/armv6/opcodes/abstract_opcodes/strb_immediate_thumb.py
armulator/armv6/opcodes/abstract_opcodes/strb_register.py
armulator/armv6/opcodes/abstract_opcodes/strbt.py
armulator/armv6/opcodes/abstract_opcodes/strd_immediate.py
armulator/armv6/opcodes/abstract_opcodes/strd_register.py
armulator/armv6/opcodes/abstract_opcodes/strex.py
armulator/armv6/opcodes/abstract_opcodes/strexb.py
armulator/armv6/opcodes/abstract_opcodes/strexd.py
armulator/armv6/opcodes/abstract_opcodes/strexh.py
armulator/armv6/opcodes/abstract_opcodes/strh_immediate_arm.py
armulator/armv6/opcodes/abstract_opcodes/strh_immediate_thumb.py
armulator/armv6/opcodes/abstract_opcodes/strh_register.py
armulator/armv6/opcodes/abstract_opcodes/strht.py
armulator/armv6/opcodes/abstract_opcodes/strt.py
armulator/armv6/opcodes/abstract_opcodes/sub_immediate_arm.py
armulator/armv6/opcodes/abstract_opcodes/sub_immediate_thumb.py
armulator/armv6/opcodes/abstract_opcodes/sub_register.py
armulator/armv6/opcodes/abstract_opcodes/sub_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/sub_sp_minus_immediate.py
armulator/armv6/opcodes/abstract_opcodes/sub_sp_minus_register.py
armulator/armv6/opcodes/abstract_opcodes/subs_pc_lr_arm.py
armulator/armv6/opcodes/abstract_opcodes/subs_pc_lr_thumb.py
armulator/armv6/opcodes/abstract_opcodes/svc.py
armulator/armv6/opcodes/abstract_opcodes/sxtab.py
armulator/armv6/opcodes/abstract_opcodes/sxtab16.py
armulator/armv6/opcodes/abstract_opcodes/sxtah.py
armulator/armv6/opcodes/abstract_opcodes/sxtb.py
armulator/armv6/opcodes/abstract_opcodes/sxtb16.py
armulator/armv6/opcodes/abstract_opcodes/sxth.py
armulator/armv6/opcodes/abstract_opcodes/tbb.py
armulator/armv6/opcodes/abstract_opcodes/teq_immediate.py
armulator/armv6/opcodes/abstract_opcodes/teq_register.py
armulator/armv6/opcodes/abstract_opcodes/teq_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/tst_immediate.py
armulator/armv6/opcodes/abstract_opcodes/tst_register.py
armulator/armv6/opcodes/abstract_opcodes/tst_register_shifted_register.py
armulator/armv6/opcodes/abstract_opcodes/uadd16.py
armulator/armv6/opcodes/abstract_opcodes/uadd8.py
armulator/armv6/opcodes/abstract_opcodes/uasx.py
armulator/armv6/opcodes/abstract_opcodes/ubfx.py
armulator/armv6/opcodes/abstract_opcodes/udf.py
armulator/armv6/opcodes/abstract_opcodes/udiv.py
armulator/armv6/opcodes/abstract_opcodes/uhadd16.py
armulator/armv6/opcodes/abstract_opcodes/uhadd8.py
armulator/armv6/opcodes/abstract_opcodes/uhasx.py
armulator/armv6/opcodes/abstract_opcodes/uhsax.py
armulator/armv6/opcodes/abstract_opcodes/uhsub16.py
armulator/armv6/opcodes/abstract_opcodes/uhsub8.py
armulator/armv6/opcodes/abstract_opcodes/umaal.py
armulator/armv6/opcodes/abstract_opcodes/umlal.py
armulator/armv6/opcodes/abstract_opcodes/umull.py
armulator/armv6/opcodes/abstract_opcodes/uqadd16.py
armulator/armv6/opcodes/abstract_opcodes/uqadd8.py
armulator/armv6/opcodes/abstract_opcodes/uqasx.py
armulator/armv6/opcodes/abstract_opcodes/uqsax.py
armulator/armv6/opcodes/abstract_opcodes/uqsub16.py
armulator/armv6/opcodes/abstract_opcodes/uqsub8.py
armulator/armv6/opcodes/abstract_opcodes/usad8.py
armulator/armv6/opcodes/abstract_opcodes/usada8.py
armulator/armv6/opcodes/abstract_opcodes/usat.py
armulator/armv6/opcodes/abstract_opcodes/usat16.py
armulator/armv6/opcodes/abstract_opcodes/usax.py
armulator/armv6/opcodes/abstract_opcodes/usub16.py
armulator/armv6/opcodes/abstract_opcodes/usub8.py
armulator/armv6/opcodes/abstract_opcodes/uxtab.py
armulator/armv6/opcodes/abstract_opcodes/uxtab16.py
armulator/armv6/opcodes/abstract_opcodes/uxtah.py
armulator/armv6/opcodes/abstract_opcodes/uxtb.py
armulator/armv6/opcodes/abstract_opcodes/uxtb16.py
armulator/armv6/opcodes/abstract_opcodes/uxth.py
armulator/armv6/opcodes/abstract_opcodes/wfe.py
armulator/armv6/opcodes/abstract_opcodes/wfi.py
armulator/armv6/opcodes/abstract_opcodes/yield_.py
armulator/armv6/opcodes/arm_instruction_set/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/b_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/bl_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/ldm_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/ldm_exception_return_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/ldm_user_registers_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/ldmda_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/ldmdb_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/ldmib_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/pop_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/push_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/stm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/stm_user_registers_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/stmda_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/stmdb_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_branch_branch_with_link_and_block_data_transfer/stmib_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/cdp_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/ldc_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/ldc_literal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/mcr_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/mcrr_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/mrc_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/mrrc_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/stc_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_coprocessor_instructions_and_supervisor_call/svc_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/mov_immediate_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/movt_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/adc_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/add_immediate_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/add_sp_plus_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/adr_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/adr_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/and_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/bic_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/cmn_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/cmp_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/eor_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/mov_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/mvn_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/orr_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/rsb_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/rsc_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/sbc_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/sub_immediate_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/sub_sp_minus_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/subs_pc_lr_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/teq_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_immediate/tst_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/adc_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/add_register_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/add_sp_plus_register_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/and_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/asr_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/bic_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/cmn_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/cmp_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/eor_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/lsl_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/lsr_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/mov_register_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/mvn_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/orr_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/ror_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/rrx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/rsb_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/rsc_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/sbc_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/sub_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/sub_sp_minus_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/subs_pc_lr_arm_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/teq_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register/tst_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/adc_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/add_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/and_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/asr_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/bic_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/cmn_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/cmp_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/eor_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/lsl_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/lsr_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/mvn_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/orr_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/ror_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/rsb_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/rsc_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/sbc_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/sub_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/teq_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_data_processing_register_shifted_register/tst_register_shifted_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrd_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrd_literal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrd_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrh_immediate_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrh_literal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrh_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrsb_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrsb_literal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrsb_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrsh_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrsh_literal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/ldrsh_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/strd_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/strd_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/strh_immediate_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions/strh_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/ldrht_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/ldrht_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/ldrsbt_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/ldrsbt_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/ldrsht_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/ldrsht_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/strht_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_extra_load_store_instructions_unprivileged/strht_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_halfword_multiply_and_multiply_accumulate/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_halfword_multiply_and_multiply_accumulate/smla_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_halfword_multiply_and_multiply_accumulate/smlalxy_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_halfword_multiply_and_multiply_accumulate/smlaw_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_halfword_multiply_and_multiply_accumulate/smul_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_halfword_multiply_and_multiply_accumulate/smulw_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/bkpt_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/blx_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/bx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/bxj_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/clz_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/mrs_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/msr_register_application_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/msr_register_system_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/smc_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/arm_saturating_addition_and_subtraction/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/arm_saturating_addition_and_subtraction/qadd_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/arm_saturating_addition_and_subtraction/qdadd_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/arm_saturating_addition_and_subtraction/qdsub_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_miscellaneous_instructions/arm_saturating_addition_and_subtraction/qsub_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_msr_immediate_and_hints/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_msr_immediate_and_hints/msr_immediate_application_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_msr_immediate_and_hints/msr_immediate_system_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_msr_immediate_and_hints/nop_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_msr_immediate_and_hints/sev_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_msr_immediate_and_hints/wfe_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_msr_immediate_and_hints/wfi_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_msr_immediate_and_hints/yield_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/mla_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/mls_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/mul_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/smlal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/smull_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/umaal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/umlal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_multiply_and_multiply_accumulate/umull_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/ldrex_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/ldrexb_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/ldrexd_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/ldrexh_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/strex_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/strexb_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/strexd_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_data_processing_and_miscellaneous_instructions/arm_synchronization_primitives/strexh_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldr_immediate_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldr_literal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldr_register_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldrb_immediate_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldrb_literal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldrb_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldrbt_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldrbt_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldrt_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/ldrt_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/pop_arm_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/push_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/str_immediate_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/str_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/strb_immediate_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/strb_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/strbt_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/strbt_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/strt_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_load_store_word_and_unsigned_byte/strt_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/bfc_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/bfi_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/sbfx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/ubfx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/udf_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/usad8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/usada8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/pkhbt_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/rbit_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/rev16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/rev_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/revsh_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/sel_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/ssat16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/ssat_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/sxtab16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/sxtab_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/sxtah_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/sxtb16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/sxtb_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/sxth_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/usat16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/usat_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/uxtab16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/uxtab_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/uxtah_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/uxtb16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/uxtb_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_packing_unpacking_saturation_and_reversal/uxth_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/qadd16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/qadd8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/qasx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/qsax_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/qsub16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/qsub8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/sadd16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/sadd8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/sasx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/shadd16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/shadd8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/shasx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/shsax_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/shsub16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/shsub8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/ssax_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/ssub16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_signed/ssub8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uadd16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uadd8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uasx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uhadd16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uhadd8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uhasx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uhsax_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uhsub16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uhsub8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uqadd16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uqadd8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uqasx_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uqsax_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uqsub16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/uqsub8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/usax_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/usub16_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_parallel_addition_and_subtraction_unsigned/usub8_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/sdiv_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smlad_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smlald_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smlsd_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smlsld_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smmla_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smmls_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smmul_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smuad_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/smusd_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_media_instructions/arm_signed_multiply_signed_and_unsigned_divide/udiv_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/bl_immediate_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/cdp_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/ldc_immediate_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/ldc_literal_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/mcr_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/mcrr_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/mrc_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/mrrc_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/rfe_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/srs_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/stc_a2.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/__init__.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/clrex_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/cps_arm_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/dsb_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/isb_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/pld_immediate_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/pld_literal_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/pld_register_a1.py
armulator/armv6/opcodes/arm_instruction_set/arm_unconditional_instructions/arm_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions/setend_a1.py
armulator/armv6/opcodes/thumb_instruction_set/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/add_sp_plus_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/adr_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/b_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/ldm_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/ldr_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/stm_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_conditional_branch_and_supervisor_call/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_conditional_branch_and_supervisor_call/b_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_conditional_branch_and_supervisor_call/svc_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_conditional_branch_and_supervisor_call/udf_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/adc_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/and_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/asr_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/bic_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/cmn_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/cmp_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/eor_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/lsl_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/lsr_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/mul_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/mvn_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/orr_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/ror_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/rsb_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/sbc_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_data_processing/tst_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldr_immediate_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldr_immediate_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldr_register_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldrb_immediate_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldrb_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldrh_immediate_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldrh_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldrsb_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/ldrsh_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/str_immediate_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/str_immediate_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/str_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/strb_immediate_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/strb_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/strh_immediate_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_load_store_single_data_item/strh_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/add_sp_plus_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/bkpt_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/cbz_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/cps_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/pop_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/push_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/rev16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/rev_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/revsh_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/setend_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/sub_sp_minus_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/sxtb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/sxth_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/uxtb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/uxth_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/thumb_if_then_and_hints/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/thumb_if_then_and_hints/it_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/thumb_if_then_and_hints/nop_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/thumb_if_then_and_hints/sev_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/thumb_if_then_and_hints/wfe_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/thumb_if_then_and_hints/wfi_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_miscellaneous_16_bit_instructions/thumb_if_then_and_hints/yield_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/add_immediate_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/add_immediate_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/add_register_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/asr_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/cmp_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/lsl_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/lsr_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/mov_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/mov_register_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/sub_immediate_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/sub_immediate_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_shift_immediate_add_subtract_move_and_compare/sub_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_special_data_instructions_and_branch_and_exchange/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_special_data_instructions_and_branch_and_exchange/add_register_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_special_data_instructions_and_branch_and_exchange/add_sp_plus_register_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_special_data_instructions_and_branch_and_exchange/add_sp_plus_register_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_special_data_instructions_and_branch_and_exchange/blx_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_special_data_instructions_and_branch_and_exchange/bx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_special_data_instructions_and_branch_and_exchange/cmp_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_16_bit/thumb_special_data_instructions_and_branch_and_exchange/mov_register_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/b_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/b_t4.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/bl_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/bl_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/bxj_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/eret_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/mrs_application_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/mrs_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/msr_register_application_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/msr_register_system_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/smc_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/subs_pc_lr_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/udf_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_change_processor_state_and_hints/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_change_processor_state_and_hints/cps_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_change_processor_state_and_hints/nop_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_change_processor_state_and_hints/sev_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_change_processor_state_and_hints/wfe_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_change_processor_state_and_hints/wfi_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_change_processor_state_and_hints/yield_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_miscellaneous_control_instructions/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_miscellaneous_control_instructions/clrex_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_miscellaneous_control_instructions/dsb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_miscellaneous_control_instructions/enterx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_branches_and_miscellaneous_control/thumb_miscellaneous_control_instructions/isb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/cdp_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/cdp_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/ldc_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/ldc_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/ldc_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/ldc_literal_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/mcr_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/mcr_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/mcrr_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/mcrr_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/mrc_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/mrc_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/mrrc_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/mrrc_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/stc_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_coprocessor_advanced_simd_and_floating_point_instructions/stc_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/adc_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/add_immediate_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/add_sp_plus_immediate_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/and_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/bic_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/cmn_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/cmp_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/eor_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/mov_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/mvn_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/orn_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/orr_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/rsb_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/sbc_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/sub_immediate_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/sub_sp_minus_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/teq_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_modified_immediate/tst_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/add_immediate_thumb_t4.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/add_sp_plus_immediate_t4.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/adr_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/adr_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/bfc_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/bfi_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/mov_immediate_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/movt_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/sbfx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/ssat16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/ssat_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/sub_immediate_thumb_t4.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/sub_sp_minus_immediate_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/ubfx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/usat16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_plain_binary_immediate/usat_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/asr_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/lsl_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/lsr_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/ror_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/sxtab16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/sxtab_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/sxtah_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/sxtb16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/sxtb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/sxth_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/uxtab16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/uxtab_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/uxtah_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/uxtb16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/uxtb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/uxth_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/clz_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/qadd_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/qdadd_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/qdsub_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/qsub_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/rbit_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/rev16_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/rev_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/revsh_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_miscellaneous_operations/sel_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/qadd16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/qadd8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/qasx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/qsax_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/qsub16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/qsub8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/sadd16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/sadd8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/sasx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/shadd16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/shadd8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/shasx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/shsax_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/shsub16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/shsub8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/ssax_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/ssub16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_signed/ssub8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uadd16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uadd8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uasx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uhadd16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uhadd8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uhasx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uhsax_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uhsub16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uhsub8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uqadd16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uqadd8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uqasx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uqsax_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uqsub16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/uqsub8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/usax_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/usub16_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_register/thumb_parallel_addition_and_subtraction_unsigned/usub8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/adc_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/add_register_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/add_sp_plus_register_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/and_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/bic_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/cmn_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/cmp_register_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/eor_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/mvn_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/orn_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/orr_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/pkhbt_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/rsb_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/sbc_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/sub_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/sub_sp_minus_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/teq_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/tst_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/thumb_move_register_and_immediate_shifts/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/thumb_move_register_and_immediate_shifts/asr_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/thumb_move_register_and_immediate_shifts/lsl_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/thumb_move_register_and_immediate_shifts/lsr_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/thumb_move_register_and_immediate_shifts/mov_register_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/thumb_move_register_and_immediate_shifts/ror_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_data_processing_shifted_register/thumb_move_register_and_immediate_shifts/rrx_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrb_immediate_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrb_immediate_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrb_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrb_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrbt_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrsb_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrsb_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrsb_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrsb_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/ldrsbt_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/pld_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/pld_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/pld_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_byte_memory_hints/pld_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrh_immediate_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrh_immediate_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrh_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrh_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrht_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrsh_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrsh_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrsh_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrsh_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/ldrsht_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/pld_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/pld_immediate_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/pld_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_halfword_memory_hints/pld_register_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/ldrd_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/ldrd_literal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/ldrex_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/ldrexb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/ldrexd_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/ldrexh_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/strd_immediate_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/strex_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/strexb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/strexd_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/strexh_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_dual_load_store_exclusive_table_branch/tbb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/ldm_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/ldmdb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/pop_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/push_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/rfe_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/rfe_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/srs_thumb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/srs_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/stm_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_store_multiple/stmdb_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_word/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_word/ldr_immediate_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_word/ldr_immediate_thumb_t4.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_word/ldr_literal_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_word/ldr_register_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_word/ldrt_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_load_word/pop_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/sdiv_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/smlal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/smlald_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/smlalxy_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/smlsld_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/smull_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/udiv_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/umaal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/umlal_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_long_multiply_long_multiply_accumulate_and_divide/umull_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/mla_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/mls_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/mul_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smla_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smlad_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smlaw_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smlsd_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smmla_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smmls_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smmul_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smuad_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smul_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smulw_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/smusd_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/usad8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_multiply_multiply_accumulate_and_absolute_difference/usada8_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/__init__.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/push_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/str_immediate_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/str_immediate_thumb_t4.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/str_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strb_immediate_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strb_immediate_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strb_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strbt_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strh_immediate_thumb_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strh_immediate_thumb_t3.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strh_register_t2.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strht_t1.py
armulator/armv6/opcodes/thumb_instruction_set/thumb_instruction_set_encoding_32_bit/thumb_store_single_data_item/strt_t1.py